

Instructions: Language of the Computer

Instruction Set

- The repertoire of instructions of a computer
- Different computers have different instruction sets
 - But with many aspects in common
- Early computers had very simple instruction sets
 - Simplified implementation
- Many modern computers also have simple instruction sets

The MIPS Instruction Set

- Used as the example throughout the book
- Stanford MIPS commercialized by MIPS Technologies (<u>www.mips.com</u>)
- Large share of embedded core market
 - Applications in consumer electronics, network/storage equipment, cameras, printers, ...
- Typical of many modern ISAs
 - See MIPS Reference Data tear-out card, and Appendixes B and E

Arithmetic Operations

- Add and subtract, three operands
 - Two sources and one destination
 - add a, b, c # a gets b + c
- All arithmetic operations have this form
- Design Principle 1: Simplicity favours regularity
 - Regularity makes implementation simpler
 - Simplicity enables higher performance at lower cost

Arithmetic Example

C code:

f = (g + h) - (i + j);

Compiled MIPS code:

add t0, g, h # temp t0 = g + h add t1, i, j # temp t1 = i + j sub f, t0, t1 # f = t0 - t1

Register Operands

- Arithmetic instructions use register operands
- MIPS has a 32 × 32-bit register file
 - Use for frequently accessed data
 - Numbered 0 to 31
 - 32-bit data called a "word"
- Assembler names
 - \$t0, \$t1, ..., \$t9 for temporary values
 - \$s0, \$s1, ..., \$s7 for saved variables
 - Design Principle 2: Smaller is faster
 - c.f. main memory: millions of locations

Register Operand Example

C code:

f = (g + h) - (i + j);

■ f, ..., j in \$s0, ..., \$s4

Compiled MIPS code:

Memory Operands

- Main memory used for composite data
 - Arrays, structures, dynamic data
- To apply arithmetic operations
 - Load values from memory into registers
 - Store result from register to memory
- Memory is byte addressed
 - Each address identifies an 8-bit byte
- Words are aligned in memory
 - Address must be a multiple of 4
- MIPS is Big Endian
 - Most-significant byte at least address of a word
 - *c.f.* Little Endian: least-significant byte at least address

Memory Operand Example 1

- C code:
 - g = h + A[8];
 - g in \$s1, h in \$s2, base address of A in \$s3
- Compiled MIPS code:
 - Index 8 requires offset of 32

4 bytes per word

Memory Operand Example 2

C code: A[12] = h + A[8];h in \$s2, base address of A in \$s3 Compiled MIPS code: Index 8 requires offset of 32 1w \$t0, 32(\$s3) # load word add \$t0, \$s2, \$t0 sw \$t0, 48(\$s3) # store word

Registers vs. Memory

- Registers are faster to access than memory
- Operating on memory data requires loads and stores
 - More instructions to be executed
- Compiler must use registers for variables as much as possible
 - Only spill to memory for less frequently used variables
 - Register optimization is important!

Immediate Operands

- Constant data specified in an instruction addi \$s3, \$s3, 4
- No subtract immediate instruction
 - Just use a negative constant addi \$s2, \$s1, -1
- Design Principle 3: Make the common case fast
 - Small constants are common
 - Immediate operand avoids a load instruction

The Constant Zero

- MIPS register 0 (\$zero) is the constant 0
 - Cannot be overwritten
- Useful for common operations
 - E.g., move between registers add \$t2, \$s1, \$zero

Unsigned Binary Integers

Given an n-bit number

- Range: 0 to +2ⁿ 1
- Example
 - 0000 0000 0000 0000 0000 0000 0000 1011₂ = 0 + ... + 1×2^3 + 0×2^2 + 1×2^1 + 1×2^0
 - $= 0 + ... + 8 + 0 + 2 + 1 = 11_{10}$
- Using 32 bits
 - 0 to +4,294,967,295

2s-Complement Signed Integers

Given an n-bit number

Range:
$$-2^{n-1}$$
 to $+2^{n-1} - 1$

Example

Using 32 bits

■ -2,147,483,648 to +2,147,483,647

2s-Complement Signed Integers

- Bit 31 is sign bit
 - I for negative numbers
 - 0 for non-negative numbers
- –(–2^{n 1}) can't be represented
- Non-negative numbers have the same unsigned and 2s-complement representation
- Some specific numbers
 - 0: 0000 0000 ... 0000
 - −1: 1111 1111 ... 1111
 - Most-negative: 1000 0000 ... 0000
 - Most-positive: 0111 1111 ... 1111

Signed Negation

Complement and add 1

• Complement means $1 \rightarrow 0, 0 \rightarrow 1$

$$x + \overline{x} = 1111...111_{2} = -1$$

 $\overline{x} + 1 = -x$

Example: negate +2
 +2 = 0000 0000 ... 0010₂
 -2 = 1111 1111 ... 1101₂ + 1
 = 1111 1111 ... 1110₂

Sign Extension

Representing a number using more bits

- Preserve the numeric value
- In MIPS instruction set
 - addi: extend immediate value
 - Ib, Ih: extend loaded byte/halfword
 - beq, bne: extend the displacement
- Replicate the sign bit to the left
 - c.f. unsigned values: extend with 0s
- Examples: 8-bit to 16-bit
 - +2: 0000 0010 => 0000 0000 0000 0010
 - -2: 1111 1110 => 1111 1111 1111 1110

Representing Instructions

- Instructions are encoded in binary
 - Called machine code
- MIPS instructions
 - Encoded as 32-bit instruction words
 - Small number of formats encoding operation code (opcode), register numbers, ...
 - Regularity!
- Register numbers
 - \$t0 \$t7 are reg's 8 15
 - \$t8 \$t9 are reg's 24 25
 - \$s0 \$s7 are reg's 16 23

MIPS R-format Instructions

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- Instruction fields
 - op: operation code (opcode)
 - rs: first source register number
 - rt: second source register number
 - rd: destination register number
 - shamt: shift amount (00000 for now)
 - funct: function code (extends opcode)

R-format Example

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

add \$t0, \$s1, \$s2

special	\$s1	\$s2	\$tO	0	add
0	17	18	8	0	32
000000	10001	10010	01000	00000	100000

$0000001000110010010000000100000_2 = 02324020_{16}$

Chapter 2 — Instructions: Language of the Computer — 21

Hexadecimal

Base 16

- Compact representation of bit strings
- 4 bits per hex digit

0	0000	4	0100	8	1000	С	1100
1	0001	5	0101	9	1001	d	1101
2	0010	6	0110	а	1010	е	1110
3	0011	7	0111	b	1011	f	1111

Example: eca8 6420

1110 1100 1010 1000 0110 0100 0010 0000

MIPS I-format Instructions

ор	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits

- Immediate arithmetic and load/store instructions
 - rt: destination or source register number
 - Constant: -2¹⁵ to +2¹⁵ 1
 - Address: offset added to base address in rs

Design Principle 4: Good design demands good compromises

- Different formats complicate decoding, but allow 32-bit instructions uniformly
- Keep formats as similar as possible

Translating MIPS to Machine

- A[300] = h + A[300]
 - h in \$s2, base address of A in \$t1
- Compiled MIPS code:
 - lw \$t0, 1200(\$t1) # load word add \$t0, \$s2, \$t0
 - sw \$t0, 1200(\$t1) # store word
 - \$t0 -> 8, \$t1 -> 9, \$s2 -> 18

Find out the machine code.


Translating MIPS to Machine

R:	ор	rs	rt	rd	shamt	funct		
				1				
I:	ор	rs	rt	constant or address				
	lw \$t0, 1200(\$t1)							
	35	9	8					
	add \$t0, \$s		\$t0					
	0	18	8	8	0	32		
sw \$t0, 1200(\$t1)								
	43	9	8		1200			

Chapter 2 — Instructions: Language of the Computer — 25

Stored Program Computers

The BIG Picture



- Instructions represented in binary, just like data
- Instructions and data stored in memory
- Programs can operate on programs
 - e.g., compilers, linkers, ...
- Binary compatibility allows compiled programs to work on different computers
 - Standardized ISAs

Logical Operations

Instructions for bitwise manipulation

Operation	С	Java	MIPS
Shift left	<<	<<	s11
Shift right	>>	>>>	srl
Bitwise AND	&	&	and, andi
Bitwise OR			or, ori
Bitwise NOT	2	~	nor

Useful for extracting and inserting groups of bits in a word

Shift Operations


	ор	rs	rt	rd	shamt	funct
-	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- shamt: how many positions to shift
- Shift left logical
 - Shift left and fill with 0 bits
 - s11 by *i* bits multiplies by 2ⁱ
- Shift right logical
 - Shift right and fill with 0 bits
 - srl by *i* bits divides by 2^{*i*} (unsigned only)

AND Operations

Useful to mask bits in a word
 Select some bits, clear others to 0

and \$t0, \$t1, \$t2




OR Operations

Useful to include bits in a word

Set some bits to 1, leave others unchanged

or \$t0, \$t1, \$t2



- \$t0 0000 0000 0000 0000 00<mark>11 11</mark>01 1100 0000

NOT Operations

Useful to invert bits in a word
Change 0 to 1, and 1 to 0
MIPS has NOR 3-operand instruction
a NOR b == NOT (a OR b)

nor \$tO, \$t1, \$zero⊷

Register 0: always read as zero

\$t1 0000 0000 0000 00011 1100 0000 0000


\$t0 | 1111 1111 1111 1100 0011 1111 1111

Conditional Operations

- Branch to a labeled instruction if a condition is true
 - Otherwise, continue sequentially
- beq rs, rt, L1
 - if (rs == rt) branch to instruction labeled L1;
- bne rs, rt, L1
 - if (rs != rt) branch to instruction labeled L1;
- ∎j L1

unconditional jump to instruction labeled L1

Compiling If Statements



Chapter 2 — Instructions: Language of the Computer — 33

Compiling Loop Statements

C code:


while (save[i] == k) i += 1;

i in \$s3, k in \$s5, address of save in \$s6
 Compiled MIPS code:

Loop: sll \$t1, \$s3, 2 # \$t1=i*4 add \$t1, \$t1, \$s6 # \$t1=b + o lw \$t0, 0(\$t1) bne \$t0, \$s5, Exit addi \$s3, \$s3, 1 j Loop Exit: ...

Basic Blocks

- A basic block is a sequence of instructions with
 - No embedded branches (except at end)
 - No branch targets (except at beginning)



- A compiler identifies basic blocks for optimization
- An advanced processor can accelerate execution of basic blocks

More Conditional Operations

- Set result to 1 if a condition is true
 - Otherwise, set to 0
- slt rd, rs, rt
 - if (rs < rt) rd = 1; else rd = 0;</pre>
- slti rt, rs, constant
 - if (rs < constant) rt = 1; else rt = 0;</pre>
- Use in combination with beq, bne slt \$t0, \$s1, \$s2 # if (\$s1 < \$s2) bne \$t0, \$zero, L # branch to L

Branch Instruction Design

- Why not blt, bge, etc?
- Hardware for <, ≥, … slower than =, ≠</p>
 - Combining with branch involves more work per instruction, requiring a slower clock
 - All instructions penalized!
- beq and bne are the common case
- This is a good design compromise

Signed vs. Unsigned

- Signed comparison: slt, slti
- Unsigned comparison: sltu, sltui
- Example

 - slt \$t0, \$s0, \$s1 # signed __1 < +1 ⇒ \$t0 = 1</pre>

Procedure Calling

- Steps required
 - 1. Place parameters in registers
 - 2. Transfer control to procedure
 - 3. Acquire storage for procedure
 - 4. Perform procedure's operations
 - 5. Place result in register for caller
 - 6. Return to place of call

Register Usage

- \$a0 \$a3: arguments (reg' s 4 7)
- \$v0, \$v1: result values (reg's 2 and 3)
- \$t0 \$t9: temporaries
 - Can be overwritten by callee
- \$s0 \$s7: saved
 - Must be saved/restored by callee
- \$gp: global pointer for static data (reg 28)
- \$sp: stack pointer (reg 29)
- \$fp: frame pointer (reg 30)
- \$ra: return address (reg 31)

Procedure Call Instructions

- Procedure call: jump and link
 - jal ProcedureLabel
 - Address of following instruction put in \$ra
 - Jumps to target address
- Procedure return: jump register
 - jr \$ra
 - Copies \$ra to program counter
 - Can also be used for computed jumps
 e.g., for case/switch statements

Leaf Procedure Example

• C code: int leaf_example (int g, h, i, j) { int f; f = (g + h) - (i + j); return f; }

- Arguments g, ..., j in \$a0, ..., \$a3
- f in \$s0 (hence, need to save \$s0 on stack)
- Result in \$v0

Leaf Procedure Example

MIPS code:

leaf_ex	kample	e:	
		\$sp, -4	
SW	\$s0,	0(\$sp)	
add	\$t0,	\$aO, \$a1	
add	\$t1,	\$a2, \$a3	F
sub	\$s0,	\$t0, \$t1	
add	\$v0,	\$s0, \$zero	F
٦w	\$s0,	0(\$sp)	F
addi	\$sp,	\$sp, 4	ſ
jr	\$ra		F

Save \$s0 on stack

Procedure body

Result

Restore \$s0

Return

Non-Leaf Procedures

- Procedures that call other procedures
 - For nested call, caller needs to save on the stack:
 - Its return address
 - Any arguments and temporaries needed after the call
- Restore from the stack after the call

Non-Leaf Procedure Example

```
C code:
int fact (int n)
{
  if (n < 1) return 1;
  else return n * fact(n - 1);
}
```


- Argument n in \$a0
- Result in \$v0

Non-Leaf Procedure Example

MIPS code:

fact	t:				
	addi	\$sp,	\$sp, -8	#	adjust stack for 2 items
	SW	\$ra,	4(\$sp)	#	save return address
	SW	\$a0,	0(\$sp)	#	save argument
			\$aO, 1	#	test for n < 1
	beq	\$t0,	\$zero, L1		
	addi	\$∨0,	\$zero, 1	#	if so, result is 1
	addi	\$sp,	\$sp, 8	#	pop 2 items from stack
		\$ra		#	and return
L1:	addi	\$a0,	\$a0, -1	#	else decrement n
	jal	fact		#	recursive call
	٦w	\$a0,	0(\$sp)	#	restore original n
	٦w	\$ra,	4(\$sp)	#	and return address
	addi	\$sp,	\$sp, 8	#	pop 2 items from stack
		\$v0,	\$a0, \$v0	#	multiply to get result
	jr	\$ra		#	and return


Local Data on the Stack



- Local data allocated by callee
 - e.g., C automatic variables
- Procedure frame (activation record)
 - Used by some compilers to manage stack storage

Memory Layout

- Text: program code
- Static data: global variables
 - e.g., static variables in C, constant arrays and strings
 - \$gp initialized to address allowing ±offsets into this segment
- Dynamic data: heap
 - E.g., malloc in C, new in Java
- Stack: automatic storage



Character Data

Byte-encoded character sets

- ASCII: 128 characters
 - 95 graphic, 33 control
- Latin-1: 256 characters
 - ASCII, +96 more graphic characters
- Unicode: 32-bit character set
 - Used in Java, C++ wide characters, …
 - Most of the world's alphabets, plus symbols
 - UTF-8, UTF-16: variable-length encodings

Byte/Halfword Operations

Could use bitwise operations MIPS byte/halfword load/store String processing is a common case lb rt, offset(rs) lh rt, offset(rs) Sign extend to 32 bits in rt lbu rt, offset(rs) lhu rt, offset(rs) Zero extend to 32 bits in rt sb rt, offset(rs) sh rt, offset(rs)

Store just rightmost byte/halfword

String Copy Example

C code (naïve): Null-terminated string void strcpy (char x[], char y[]) { int i; i = 0;while $((x[i]=y[i])!='\setminus 0')$ i += 1: } Addresses of x, y in \$a0, \$a1 i in \$s0

String Copy Example

MIPS code:

stro	cpy:				
	addi	\$sp,	\$sp, −4	#	adjust stack for 1 item
	SW		0(\$sp)		save \$s0
	add	\$s0,	<pre>\$zero, \$zero</pre>	#	i = 0
L1:	add	\$t1,	\$s0, \$a1	#	addr of y[i] in \$t1
	lbu	\$t2,	0(\$t1)	#	$t_{2} = y[i]$
	add	\$t3,	\$s0, \$a0	#	addr of x[i] in \$t3
	sb	\$t2,	0(\$t3)		x[i] = y[i]
	beq	\$t2,	\$zero, L2	#	exit loop if y[i] == 0
	addi	\$s0,	\$s0, 1	#	i = i + 1
	j	L1		#	next iteration of loop
L2:	٦w	\$s0,	0(\$sp)	#	restore saved \$s0
		\$sp,	\$sp, 4	#	pop 1 item from stack
	jr	\$ra		#	and return

32-bit Constants

- Most constants are small
 - 16-bit immediate is sufficient
- For the occasional 32-bit constant
 - lui rt, constant
 - Copies 16-bit constant to left 16 bits of rt
 - Clears right 16 bits of rt to 0

lui \$s0, 61

0000 0000 0111 1101 0000 0000 0000 0000

ori \$s0, \$s0, 2304 0000 0000 0111 1101 0000 1001 0000 0000

Branch Addressing

Branch instructions specify

- Opcode, two registers, target address
- Most branch targets are near branch
 - Forward or backward

ор	rs	rt	constant or address	
6 bits	5 bits	5 bits	16 bits	

- PC-relative addressing
 - Target address = PC + offset × 4
 - PC already incremented by 4 by this time

Chapter 2 — Instructions: Language of the Computer — 54

Jump Addressing


- Jump (j and jal) targets could be anywhere in text segment
 - Encode full address in instruction

ор	address
6 bits	26 bits

- (Pseudo)Direct jump addressing
 Target address = PC
 (address x)
 - Target address = PC_{31...28} : (address × 4)

Target Addressing Example

Loop code from earlier example Assume Loop at location 80000



Branching Far Away

If branch target is too far to encode with 16-bit offset, assembler rewrites the code

Example

Addressing Mode Summary


1. Immediate addressing

	ор	rs	rt	Immediate
--	----	----	----	-----------


2. Register addressing




3. Base addressing



4. PC-relative addressing



5. Pseudodirect addressing



Chapter 2 — Instructions: Language of the Computer — 58

Decoding Machine Code

00af8020 hex

 $0000 \ 0000 \ 1010 \ 1111 \ 1000 \ 0000 \ 0010 \ 0000$

 $\underline{0000} \ \underline{00}00 \ 1010 \ 1111 \ 1000 \ 0000 \ 0010 \ 0000$

 $000000 \ 00101 \ 01111 \ 10000 \ 00000 \ 100000$

0	5 15	16	0	32
---	------	----	---	----

add \$s0, \$a1, \$t7

Synchronization


Two processors sharing an area of memory

- P1 writes, then P2 reads
- Data race if P1 and P2 don't synchronize
 - Result depends of order of accesses
- Hardware support required
 - Atomic read/write memory operation
 - No other access to the location allowed between the read and write
- Could be a single instruction
 - E.g., atomic swap of register ↔ memory
 - Or an atomic pair of instructions

Synchronization in MIPS

- Load linked: 11 rt, offset(rs)
- Store conditional: sc rt, offset(rs)
 - Succeeds if location not changed since the 11
 - Returns 1 in rt
 - Fails if location is changed
 - Returns 0 in rt
- Example: atomic swap (to test/set lock variable)
 - try: add \$t0,\$zero,\$s4 ;copy exchange value
 - 11 \$t1,0(\$s1) ;load linked
 - sc \$t0,0(\$s1) ;store conditional
 - beq \$t0,\$zero,try ;branch store fails
 - add \$s4,\$zero,\$t1 ;put load value in \$s4

Translation and Startup



Chapter 2 — Instructions: Language of the Computer — 62

Assembler Pseudoinstructions

- Most assembler instructions represent machine instructions one-to-one
- Pseudoinstructions: figments of the assembler's imagination

move \$t0, \$t1 \rightarrow add \$t0, \$zero, \$t1

- blt \$t0, \$t1, $L \rightarrow slt$ \$at, \$t0, \$t1 bne \$at, \$zero, L
 - \$at (register 1): assembler temporary

Producing an Object Module

- Assembler (or compiler) translates program into machine instructions
- Provides information for building a complete program from the pieces
 - Header: described contents of object module
 - Text segment: the machine language code
 - Static data segment: data allocated for the life of the program
 - Relocation info: for contents that depend on absolute location of loaded program
 - Symbol table: global definitions and external refs
 - Debug info: for associating with source code

Linking Object Modules

- Produces an executable image
 - Place code and data modules symbolically in memory
 - Determine the addresses of data and instruction labels
 - Patch both the internal and external references
- Linker is useful because it is much faster to patch code than it is to recompile and reassemble

Loading a Program


Load from image file on disk into memory

- Read header to determine segment sizes
- Creates address space for the text and data
- Copy text and initialized data into memory
- Set up arguments on stack
- Initialize registers (including \$sp, \$fp, \$gp)
- Jump to start up routine
 - Copies arguments to \$a0, ... and calls main
 - When main returns, do exit syscall


Dynamic Linking


- Opposite of static linking
 - Only link/load library procedure when it is called
 - Avoids image bloat caused by static linking of all (transitively) referenced libraries
 - Automatically picks up new library versions

Starting Java Applications




Effect of Compiler Optimization





Chapter 2 — Instructions: Language of the Computer — 69

Effect of Language and Algorithm



Chapter 2 — Instructions: Language of the Computer — 70

Lessons Learnt

- Instruction count and CPI are not good performance indicators in isolation
- Compiler optimizations are sensitive to the algorithm
- Java/JIT compiled code is significantly faster than JVM interpreted

Comparable to optimized C in some cases
 Nothing can fix a dumb algorithm!


Fallacies

- Powerful instruction \Rightarrow higher performance
 - Fewer instructions required
 - But complex instructions are hard to implement
 - May slow down all instructions, including simple ones
 - Compilers are good at making fast code from simple instructions
- Use assembly code for high performance
 - But modern compilers are better at dealing with modern processors
 - More lines of code ⇒ more errors and less productivity

Fallacies

Backward compatibility doesn't change

But they do accrete more instructions



Chapter 2 — Instructions: Language of the Computer — 73

Pitfalls

- Sequential words are not at sequential addresses
 - Increment by 4, not by 1!
- Keeping a pointer to an automatic variable after procedure returns
 - e.g., passing pointer back via an argument
 - Pointer becomes invalid when stack popped

Concluding Remarks

Design principles

- 1. Simplicity favors regularity
- 2. Smaller is faster
- 3. Make the common case fast
- 4. Good design demands good compromises
- Layers of software/hardware
 - Compiler, assembler, hardware
- MIPS: typical of RISC ISAs
 - c.f. x86

Concluding Remarks

- Measure MIPS instruction executions in benchmark programs
 - Consider making the common case fast
 - Consider compromises

Instruction class	MIPS examples	SPEC2006 Int	SPEC2006 FP
Arithmetic	add, sub, addi	16%	48%
Data transfer	lw, sw, lb, lbu, lh, lhu, sb, lui	35%	36%
Logical	and, or, nor, andi, ori, sll, srl	12%	4%
Cond. Branch	beq, bne, slt, slti, sltiu	34%	8%
Jump	j, jr, jal	2%	0%